Abstract: This paper reviews two important candidates of millimeter-and sub-millimeter-wave applications, InP-and GaN-based high electron mobility transistors (HEMTs). For both devices, the gate length scaling has already well developed to the dimension of 15-30 nm. For further improvement in the cutoff frequency, an importance of the careful managements of parasitic components in the devices is discussed. Successful reduction of the parasitic gate delay time will enable us to achieve a cutoff frequency of over 1 THz in InP-based HEMTs and that of over 500 GHz in GaN-based HEMTs.
Introduction
High electron mobility transistors (HEMTs) are one of the most promising devices for millimeter-and sub-millimeter-wave applications. The key concept of HEMTs is the heterostructure with modulation doping, that is, an undoped material with small bandgap energy (channel) and a doped material with wide bandgap energy (barrier) form a heterojunction [1] . This makes carrier electrons confined near the heterojunction in the channel material (so-called two-dimensional electron gas, 2DEG). Since dopants exist in the barrier material, 2DEG is separated from ionized donor impurities and as a result enables to achieve better transistor performance in terms of high-frequency, high-gain, high-power, and low-noise characteristics. Originally HEMTs have been developed in GaAs-based materials [2] , then are developed in InP-and more recently in GaN-based materials. GaN-based materials have unique properties different from the GaAs-and InP-based materials. In GaN and its alloys, spontaneous and piezoelectric polarization exists. Resulting polarization charges formed at the heterojunction interface of these materials induce 2DEG with a sheet electron concentration in the order of 10 13 cm −2 (one order of the magnitude larger than the 2DEG concentration in GaAs-and InP-based materials) [3] . In addition, GaN-based materials are robust enough to consider as power devices [4] . On the other hand, they are also considered as a promising candidate of the high-frequency devices because the saturation electron velocity is equivalent to that of GaAs [5] . In this paper, the development of InP-based and GaN-based HEMTs is reviewed. The larger the gate capacitance per area (C), the more charges (Q) the gate electrode is able to handle at a given applied voltage (V) because of Q ¼ CV.
Resulting higher current density helps reduce the charging time consumed in a transistor. In parallel plate capacitors, C is given by " 0 =d, where " 0 is the permittivity of vacuum, κ and d is the dielectric constant and the thickness of the barrier material. Thus high-κ barrier material with a small thickness is desired. To reduce the gate leakage current, on the other hand, an appropriate thickness and wide bandgap energy are required for the barrier material.
3) Semi-insulating buffer and substrate: Conductive substrates (either n-type or p-type) produce large parasitic capacitance components in a transistor, which becomes a potential limiting factor for its RF characteristics. Undoped GaAs and Fe-doped InP are able to be semiinsulating substrates and thus are widely used in monolithic microwave integrated circuits (MMICs). Fig. 1 shows the correlation between the lattice constant and the bandgap energy of various semiconductor materials. The original studies on the HEMTs were carried out using materials based on GaAs substrates; the channel layer consists of GaAs and the carrier supply layer consists of Al 0.3 Ga 0.7 As. Then a ternary alloy In x Ga 1Àx As was introduced for the channel material to improve the electron mobility [6, 7, 8] . Because of the difference in the lattice constant, however, the In x Ga 1Àx As on GaAs substrates causes a strain and thus the maximum achievable indium composition ratio (x) on a GaAs substrate is limited to 0.2-0.3. Another approach to grow InGaAs-channel HEMTs is to use InP substrates. The In x Ga 1Àx As without any strain is realized at x ¼ 0:53 on an InP substrate. For the barrier layer, In x Al 1Àx As is also lattice-matched to InP at x ¼ 0:52. The combination of InGaAs and InAlAs can provide a large 2DEG concentration because the conduction band discontinuity between In 0.53 Ga 0.47 As and In 0.52 Al 0.48 As is about 0.5 eV, which is almost twice that between GaAs and Al 0.3 Ga 0.7 As. The name GaAs-based and InP-based HEMTs comes from the choice of substrates that give suitable materials for the channel and barrier layers. Recently, however, the development of the crystal growth technology enables to grow InP-based material systems on GaAs substrates by a metamorphic buffer technology. Metamorphic InAlAs/InGaAs HEMTs on GaAs substrates with comparable device reliability to the InAlAs/InGaAs HEMTs on InP substrates are reported [9] . Fig. 2 shows a typical cross sectional structure of an InP-based HEMT. The epitaxial structure consists of, from bottom to top, an InAlAs buffer layer, an InGaAs channel layer, an InAlAs spacer layer, a Si-doped InAlAs carrier supply layer or δ-doping plane, an InAlAs barrier layer. Upon the barrier layer, heavily doped (n + -) InGaAs cap layer is often used to ensure low contact resistance for the source and drain ohmic electrodes. The cap layer structures suitable for lower contact resistance, such as n + -InGaAs/n + -InAlAs bi-layer tunneling cap [10] and the n + -InGaAs/n + -InAlAs/n + -InGaAs tri-layer tunneling cap [11] are also developed. The cap layer is etched at the portion of the gate electrode to make a Schottky contact. Such a recessed gate structure is a standard approach to realize high transistor performance. The cap layer also helps to reduce the access resistance from the source electrode to the gate edge, and the other gate edge to the drain electrode. The depth of the gate recess is one of key parameters for the threshold voltage of HEMTs. To control the etching depth, an etch-stop layer inserted between the barrier layer and the cap layer is a technique to achieve required uniformity and reproducibility of the threshold voltage [12, 13] . In ultra-high frequency such as millimeter-wave and beyond, the gate length of HEMTs is scaled as small as <200 nm. However, the resulting reduced gate cross-section causes an increase in gate resistance. The increase in the resistance means that the RF signal propagating from one end of the gate to the other suffers excessive attenuation and phase shift, resulting in low gain and output power of the device [14] . The T-shaped gate structure, which consists of a large upper gate metal and a small bottom, was proposed to maintain a proper gate resistance for short gates [15, 16] .
Basic device structure

High-frequency characteristics
In the first order approximation, the current gain cutoff frequency (f T ) of HEMTs is given by the gate-source capacitance (C gs ) and the transconductance (g m ) as follows:
When a HEMT is operated in the saturation region, C gs and g m are given by
where L g and W g are the gate length and the gate width, respectively, d is the effective distance between the gate and 2DEG. ε is the permittivity of the barrier layer, and v e is the effective electron velocity. Using these relations, f T is found to be proportional to the reciprocal of L g :
Fig . 3 shows the electron mobility and the f T ÁL g product as a function of the channel material. As the channel material moves from GaAs to InAs, and then InSb, the electron mobility increases and as a result f T ÁL g is also improved. However it should be noted that, at the lattice constant of InAs and InSb, it is difficult to find an appropriate semi-insulating substrate lattice-matched to these channel materials. Many studies on the InAs-channel HEMTs utilize a thin layer of InAs inserted in InGaAs channel of InAlAs/InGaAs HEMTs grown on InP substrates.
The simple approximation in (3) is, however, not enough to discuss the f T in HEMTs with deeply scaled gate lengths. According to the detail gate delay time analysis [17, 18, 19] , f T is given by
where, ex is the parasitic gate delay time. The total delay time is the sum of ex and the intrinsic gate delay time int : Fig. 3 . Electron mobility and f T ÁL g of HEMTs with various channel materials.
In (4) and (5), ex represents the gate delay component that does not scale with the gate length. Fig. 4(a) shows the f T versus L g of the InP-based HEMTs reported before 2000. This indicates that the f T is improved mainly by shrinking the gate length. The effective electron velocity (v e ) might depend on the channel materials, but it is in a range of 2:5{3:5 Â 10 7 cm/s. Four fitting curves by (4) are plotted in Fig. 4(a) using a fixed ex of 0.28 ps. These suggest that the difference in v e in this range does not affect very much on f T . Significant improvements in f T are reported after 2000 to date [20, 21, 22, 23, 24, 25, 26] . The f T versus L g of these outstanding results are superimposed in Fig. 4(b) . It is found that these improvements cannot be explained by the L g scaling or the improved v e . Best fitting can be given by reducing ex as shown in the fitting curves in Fig. 4(b) . The gate delay analysis gives us more insight about the parasitic gate delay. Fig. 5 shows the intrinsic and parasitic gate delay time of two types of InP-based HEMTs, namely, In 0.53 Ga 0.47 As-channel HEMTs and In 0.7 Ga 0.3 As-channel HEMTs, as a function of the gate length [27] . In both types of HEMTs, the parasitic gate delay is not reduced very much as the gate length is scaled down. As a result, the parasitic gate delay becomes the major component in the total gate delay when the gate length less than 200 nm. In addition, the parasitic gate delay does not change very much if the indium composition ratio of the InGaAs channel is increased from 0.53 to 0.7. Therefore neither the gate length nor the electron transport property is the primary factor to decide the parasitic gate delay. For further improvement in f T , the total device design should be taken the parasitic capacitance and resistance into account, not only the gate length scaling. As for the intrinsic gate delay, it is reduced by half by introducing the InAs-rich InGaAs channel and, for example, the intrinsic gate delay time is as small as 0.08 ps at L g ¼ 40 nm in the In 0.7 Ga 0.3 Aschannel HEMTs. This delay time corresponds to the intrinsic cutoff frequency of 2 THz. Therefore, by reducing the parasitic gate delay to the value comparable to the intrinsic gate delay, a true terahertz transistor (f T > 1 THz) will become possible.
3 GaN-based HEMTs
Material characteristics
GaN-based HEMTs are also promising candidates of the active devices in millimeter-wave and beyond [28] . First GaN-based HEMTs are developed on Al x Ga 1Àx N/GaN heterostructures. The Al composition ratio (x) is typically <0:35. Fig. 6 shows the bandgap energy versus lattice constant of GaN and related materials [29] . Due to the difference in the spontaneous polarization between AlGaN and GaN, and additional piezoelectric polarization caused by the lattice mismatch between AlGaN and GaN, large concentration of the polarization charges is produced at the AlGaN/GaN interface. As a result, large concentration ($10 13 cm −2 ) of 2DEG is induced in the GaN channel. The f T of 190 GHz is achieved by AlGaN/GaN HEMTs with a gate length of 60 nm [30] . To reduce the gate length further, the thickness of the barrier layer must also be reduced to mitigate the short channel effect. However, in AlGaN/GaN heterostructure, the 2DEG concentration is significantly reduced with decreasing the AlGaN thickness.
To overcome this problem, InAlN is proposed as an alternative barrier material that can produce more spontaneous polarization charges than AlGaN [31] . Many of recent outstanding f T records are achieved by means of the InAlN/GaN HEMTs [32, 33, 34] . Instead of InAlN, an AlN barrier layer is also studied and report excellent f T [35] . Fig. 7 shows the basic structure of GaN-based HEMTs. Unlike GaAs-and InPbased HEMTs, no appropriate semi-insulating substrate lattice-matched to GaN is established so far. The hetrostructure of GaN-based HEMTs is therefore grown on exotic substrates such as sapphire (Al 2 O 3 ), SiC, and Si. All of these substrates have large lattice-mismatch to GaN. This is one of reasons why the typical defect density of GaN is much larger than that of GaAs-and InP-based materials. Nevertheless, the device performance including the RF characteristics is less sensitive to these defects in comparison to the GaAs-and InP-based HEMTs. The influence of defects on the device reliability is under study in many groups. Substrates with less lattice mismatch to GaN, such as free-standing GaN substrates, are also under study.
Basic device structure
As mention above, no doping is necessary to produce 2DEG in GaN-based HEMTs because of the polarization charges. This becomes an advantage in a viewpoint of the carrier confinement in the channel layer. Fig. 8 shows the band profile of the AlGaN/GaN HEMTs in comparison to the conventional AlGaAs/ GaAs HEMTs. In the AlGaAs/GaAs HEMTs, the boundary condition of the electric field perpendicular to the interface is given by the Gauss's low as follows:
where " AlGaAs and " GaAs are the permittivity of AlGaAs and GaAs, respectively. Therefore the slope of the conduction band has the same polarity in both sides of the interface. Then the band bending takes place in the AlGaAs layer due to the ionized impurity charges, resulting in a second quantum well to be produced in the AlGaAs layer. This well becomes deeper as the doping concentration increases. This makes difficult to achieve the 2DEG concentration of $10 13 cm −2 because electrons spilled over the AlGaAs layer become a potential source of the gate leakage current. In contrast, the boundary condition of the electric field in the AlGaN/GaN HEMTs becomes where σ is the polarization charges at the AlGaN/GaN interface. By the additional term σ, the slope of the conduction band changes its polarity at the interface so that it produces better potential profile to confine 2DEG in the GaN channel layer. Fig. 9 shows the f T versus L g reported on GaN-based HEMTs. Aggressive scaling of the gate length and careful managements of the parasitic source/drain resistance by regrown ohmic contact technique achieved f T 's of over 340 GHz [34, 35] . As for the effective electron velocity v e , 1:7{1:8 Â 10 7 cm/s are reported for the gate length of 200-250 nm [36, 37] . However, in recent aggressively scaled GaN-based HEMTs, reported v e decreases to 1:0{1:5 Â 10 7 cm/s [33, 35] . The fitting curves using (4) are also plotted in Fig. 9 , with a constant v e of 1:3 Â 10 7 cm/s, and the parasitic gate delay time ex 's of ranging from 0.1 to 0.4 ps. As same as the InPbased HEMTs, the importance to reduce ex is clearly indicated and an f T of over 500 GHz is projected by reducing ex down to 0.1 ps.
High-frequency characteristics
Conclusion
The development and the current status of InP-based and GaN-based HEMTs, two important candidates of millimeter-wave applications, are reviewed. For both devices, the gate length scaling has already well developed close to the ultimate limit. Further improvement in the cutoff frequency depends on the careful managements of parasitic components in the extrinsic gate region by means of the total design of the devices. Successful reduction of the parasitic gate delay time will enable us to achieve a cutoff frequency of over 1 THz in InP-based HEMTs and that of over 500 GHz in GaN-based HEMTs. 
